High-Speed Low-Power Dynamic Comparator Design by Adarsh Chaturvedi

By:

Contributor(s):

Material type: Text

TextPublication details: IIT Jodhpur Department of Electrical Engineering 2021Description: vii;20pSubject(s):

DDC classification:

Tags from this library: No tags from this library for this title. Log in to add tags.

Average rating: 0.0 (0 votes)

Holdings
Item type	Home library	Call number	Status	Date due	Barcode	Item holds
Thesis	S. R. Ranganathan Learning Hub	621.381 53 C495H (Browse shelf(Opens below))	Not for loan		TM00224

Total holds: 0

Previous		No cover image available	No cover image available	No cover image available	No cover image available	No cover image available	No cover image available	Next
Previous	621.381 52 R251S Silicon photonics the state of the art	621.381 52 R812E Electronic Materials and Semiconductor Devices	621.381 53 A533A An IBIS-like Behavioral Macromodelling for High-Speed Digital Buffer	621.381 53 C495H High-Speed Low-Power Dynamic Comparator Design	621.381 K217S Stabilization of Collective Motion wun Bounded Trajectory in an External Flow-Field	621.381 S561D Development of Ambient LightSensor and its use in IoT	621.381 S617M Modeling of Power Supply Induced Jitter in Voltage Mode Driver Circuit having Distributed Transmission Lines	Next

There are no comments on this title.

to post a comment.