Normal view MARC view ISBD view

High-Speed Low-Power Dynamic Comparator Design

Chaturvedi, Adarsh

High-Speed Low-Power Dynamic Comparator Design by Adarsh Chaturvedi - IIT Jodhpur Department of Electrical Engineering 2021 - vii;20p.

Subjects--Topical Terms:
Department of Electrical Engineering
Dynamic Comparator Design
MTech Theses

Dewey Class. No.: 621.381 53 / C495H

Print
Send to device
Save record
BIBTEX Dublin Core MARC (non-Unicode/MARC-8) MARCXML RIS
More searches

Search for this title in:
Other Libraries (WorldCat) Other Databases (Google Scholar) Online Stores (Bookfinder.com) Open Library (openlibrary.org)