High speed Integrator Design for column parallel Readout in CMOS image sensors by Siddhant Kumar Srivastava
Material type: TextPublication details: IIT Jodhpur Department of Electrical Engineering 2021Description: v;20pSubject(s): DDC classification:- 621.3815 S774D
Item type | Home library | Call number | Status | Date due | Barcode | Item holds |
---|---|---|---|---|---|---|
Thesis | S. R. Ranganathan Learning Hub | 621.3815 S774D (Browse shelf(Opens below)) | Not for loan | TM00227 |
Total holds: 0
There are no comments on this title.