Image from Google Jackets

CMOS Circuit Design, Layout, and Simulation by R. Jacob Baker.

By: Contributor(s): Material type: TextTextSeries: IEEE Press series on microelectronic systemsPublication details: New Delhi IEEE Press/ Wiley India c2005.Edition: 2nd edDescription: xxxiii, 1038 p. ill. 25 cmISBN:
  • 9788126520374
Subject(s): DDC classification:
  • 621.397 32 B176C
Online resources:
Tags from this library: No tags from this library for this title. Log in to add tags.
Star ratings
    Average rating: 0.0 (0 votes)
Holdings
Item type Home library Collection Call number Status Date due Barcode Item holds
Course Reserves S. R. Ranganathan Learning Hub Course Reserve Course Reserves 621.397 32 B176C (Browse shelf(Opens below)) Not for loan 10954
TextBook S. R. Ranganathan Learning Hub 621.397 32 B176C (Browse shelf(Opens below)) Available 10950
TextBook S. R. Ranganathan Learning Hub 621.397 32 B176C (Browse shelf(Opens below)) Available 10952
TextBook S. R. Ranganathan Learning Hub 621.397 32 B176C (Browse shelf(Opens below)) Available 10951
TextBook S. R. Ranganathan Learning Hub 621.397 32 B176C (Browse shelf(Opens below)) Available 10953
Total holds: 0

Includes bibliographical references and index.

There are no comments on this title.

to post a comment.