Digital VLSI chip design with Cadence and Synopsys CAD tools Erik Brunvand.

By:

Material type: Text

TextPublication details: Boston Addison-Wesley c2010.Description: xvi, 571 p. ill. 24 cmISBN:

Subject(s):

DDC classification:

Tags from this library: No tags from this library for this title. Log in to add tags.

Average rating: 0.0 (0 votes)

Holdings
Item type	Home library	Call number	Status	Barcode
Book	S. R. Ranganathan Learning Hub	621.381 5 B839D (Browse shelf(Opens below))	Available	08181
Book	S. R. Ranganathan Learning Hub	621.381 5 B839D (Browse shelf(Opens below))	Available	08180
Book	S. R. Ranganathan Learning Hub	621.381 5 B839D (Browse shelf(Opens below))	Available	08179
Book	S. R. Ranganathan Learning Hub	621.381 5 B839D (Browse shelf(Opens below))	Available	08182

Total holds: 0

Previous			No cover image available					Next
Previous	621.381 5 Al54C CMOS Analog Circuit Design	621.381 5 Al54C CMOS Analog Circuit Design	621.381 5 B469B Basic Electronics and Linear Circuits	621.381 5 B839D Digital VLSI chip design with Cadence and Synopsys CAD tools	621.381 5 B839D Digital VLSI chip design with Cadence and Synopsys CAD tools	621.381 5 B839D Digital VLSI chip design with Cadence and Synopsys CAD tools	621.381 5 B839D Digital VLSI chip design with Cadence and Synopsys CAD tools	Next

Includes bibliographical references (p. [565]-566) and index.

There are no comments on this title.

to post a comment.