Design of a low offset and low noise Dynamic Comparator for area and power efficient SAR ADC by Anjana Singh

By:

Contributor(s):

Material type: Text

TextPublication details: IIT Jodhpur Department of Electrical Engineering 2021Description: vi;20pSubject(s):

DDC classification:

Tags from this library: No tags from this library for this title. Log in to add tags.

Average rating: 0.0 (0 votes)

Holdings
Item type	Home library	Call number	Status	Date due	Barcode	Item holds
Thesis	S. R. Ranganathan Learning Hub	621.395 S617D (Browse shelf(Opens below))	Not for loan		TM00229

Total holds: 0

Previous	No cover image available	No cover image available	No cover image available	No cover image available	No cover image available	No cover image available		Next
Previous	621.395 1 B214D Design of a charge sharing DAC with judging window logic for improved power efficiency	621.395 B575E Event-driven CMOS image sensor: design and analysis	621.395 B575O Optimized Performance and Load Balanced Dynamic Task Scheduling Scheme for Heterogeneous Multi-core Architecture	621.395 S617D Design of a low offset and low noise Dynamic Comparator for area and power efficient SAR ADC	621.395 Y191F FPGA Implementation of Handwritten Digit Recognitation using Deep Neural Network Model	621.397 3 S561R Realization and Stability Analysis of Perovskite Oxide-Based Thin Films for Memory Applications	621.402 1 C332T Thermodynamics an engineering approach	Next

There are no comments on this title.

to post a comment.