High speed Integrator Design for column parallel Readout in CMOS image sensors by Siddhant Kumar Srivastava
Material type:
TextPublication details: IIT Jodhpur Department of Electrical Engineering 2021Description: v;20pSubject(s): DDC classification: - 621.3815 S774D
| Item type | Home library | Call number | Status | Date due | Barcode | Item holds |
|---|---|---|---|---|---|---|
Thesis
|
S. R. Ranganathan Learning Hub | 621.3815 S774D (Browse shelf(Opens below)) | Not for loan | TM00227 |
Total holds: 0
Browsing S. R. Ranganathan Learning Hub shelves Close shelf browser (Hides shelf browser)
| No cover image available | No cover image available | No cover image available | ||||||
| 621.381 T561D Digital systems:principles and applications | 621.381 T561D Digital systems:principles and applications | 621.381 T561D Digital systems:principles and applications | 621.3815 S774D High speed Integrator Design for column parallel Readout in CMOS image sensors | 621.382 2 M214F Feedback Active Noise Control in Closed Acoustic Cavities | 621.382 2 R541F Fundamentals of Signals and Systems | 621.382 7 V522T Secrecy Analysis and Performance Improvement of FSO Communication Systems |
There are no comments on this title.