Design and Analysis of all Digital PLL with Input Fault Detection by Anil Upadhyay

By:

Contributor(s):

Material type: Text

TextPublication details: IIT Jodhpur Department of Electrical Engineering 2020Description: xiv,37p. HBSubject(s):

DDC classification:

Tags from this library: No tags from this library for this title. Log in to add tags.

Average rating: 0.0 (0 votes)

Holdings
Item type	Home library	Collection	Call number	Status	Date due	Barcode	Item holds
Thesis	S. R. Ranganathan Learning Hub Course Reserve	Reference	621.382 2 Up12D (Browse shelf(Opens below))	Not for loan		TM00205

Total holds: 0

Previous	No cover image available	No cover image available	No cover image available	No cover image available	No cover image available	No cover image available	No cover image available	Next
Previous	621.381 528 T977I Improvement in Tunnel Field Effect Transistor(TFET) Structure and a Low Power Circuit Implementation Strategy	621.381 72 C393S SEU tolerant D Flip Flops and Their Application In Synchronous Circuits	621.3815 S187T Tunnel Field Effect Transistor-Simulation and Analysis	621.382 2 Up12D Design and Analysis of all Digital PLL with Input Fault Detection	621.382 24 Rate Adaptation with FEC-Recombining in IEEE 802.11 Wireless Networks	621.382 4 S187T Design of Direction Finding Wide Band Antenna System	621.382 G688O On Robust Communication In Internet	Next

There are no comments on this title.

to post a comment.