Application of Metaheuristic Optimization Techniques for Designing Circuits and Systems (Record no. 16061)
[ view plain ]
000 -LEADER | |
---|---|
fixed length control field | 00632nam a2200169Ia 4500 |
008 - FIXED-LENGTH DATA ELEMENTS--GENERAL INFORMATION | |
fixed length control field | 240319s9999 xx 000 0 und d |
082 ## - DEWEY DECIMAL CLASSIFICATION NUMBER | |
Classification number | 621.319 2 |
Item number | H487A |
100 ## - MAIN ENTRY--PERSONAL NAME | |
Personal name | Hemaram, Surendra |
9 (RLIN) | 41672 |
245 ## - TITLE STATEMENT | |
Title | Application of Metaheuristic Optimization Techniques for Designing Circuits and Systems |
Statement of responsibility, etc. | by Surendra Hemaram |
260 ## - PUBLICATION, DISTRIBUTION, ETC. | |
Place of publication, distribution, etc. | IIT Jodhpur |
Name of publisher, distributor, etc. | Department of Electrical Engineering |
Date of publication, distribution, etc. | 2021 |
300 ## - PHYSICAL DESCRIPTION | |
Extent | viii;40p. |
650 ## - SUBJECT ADDED ENTRY--TOPICAL TERM | |
Topical term or geographic name entry element | Department of Electrical Engineering |
9 (RLIN) | 41673 |
Topical term or geographic name entry element | Metaheuristic Optimization Techniques |
9 (RLIN) | 41674 |
Topical term or geographic name entry element | MTech Theses |
9 (RLIN) | 41675 |
700 ## - ADDED ENTRY--PERSONAL NAME | |
Personal name | Tripathi, Jai Narayan |
9 (RLIN) | 41676 |
942 ## - ADDED ENTRY ELEMENTS (KOHA) | |
Koha item type | Thesis |
Source of classification or shelving scheme | Dewey Decimal Classification |
Withdrawn status | Lost status | Damaged status | Not for loan | Home library | Current library | Shelving location | Date acquired | Total Checkouts | Full call number | Barcode | Date last seen | Price effective from | Koha item type |
---|---|---|---|---|---|---|---|---|---|---|---|---|---|
S. R. Ranganathan Learning Hub | S. R. Ranganathan Learning Hub | 19/03/2024 | 621.319 2 H487A | TM00231 | 19/03/2024 | 19/03/2024 | Thesis |